首页>
外国专利>
Conditional execution specification of instructions using conditional extension slots in the same execute packet in a VLIW processor
Conditional execution specification of instructions using conditional extension slots in the same execute packet in a VLIW processor
展开▼
机译:在VLIW处理器的同一执行数据包中使用条件扩展插槽的指令的条件执行规范
展开▼
页面导航
摘要
著录项
相似文献
摘要
One embodiment of this invention provides two conditional execution auxiliary instructions directed to disparate subsets of the plural functional units. Depending on the conditional execution desired, only one of the two conditional execution auxiliary instructions may be required for a particular execute packet. Another embodiment of this invention employs only one of two possible register files for the condition registers. In a VLIW processor it may be advantageous to split the functional units into separate sets with corresponding register files. This limits the number of functional units that may simultaneously access the register files. In the preferred embodiment of this invention the functional units are divided into a scalar set which access scalar registers and a vector set which access vector registers. The data registers storing the conditions for both scalar and vector instructions are in the scalar data register file.
展开▼