首页> 外国专利> Write algorithm for memory to reduce failure rate of write operations

Write algorithm for memory to reduce failure rate of write operations

机译:用于存储器的写算法,以降低写操作的失败率

摘要

A method for verifying a write operation in a memory cell (e.g., a non-volatile memory cell) that includes performing a first read operation of the memory cell to measure a first current associated with the memory cell and comparing the measured first current associated with the memory cell to a first predetermined threshold current to determine whether the write operation changed the state of the memory cell. If the measured first current associated with the memory cell indicates the write operation did change the state of the memory cell the method further includes performing a second read operation of the memory cell to measure a second current associated with the memory cell and comparing the measured second current associated with the memory cell to a second predetermined threshold current to determine whether the write operation changed the state of the memory cell to the desired state or an intermediate state.
机译:一种用于验证存储单元(例如,非易失性存储单元)中的写操作的方法,该方法包括执行该存储单元的第一读取操作以测量与该存储单元相关联的第一电流,并将所测量的与该存储单元相关联的第一电流进行比较。存储器单元以第一预定阈值电流确定写入操作是否改变了存储器单元的状态。如果与存储单元相关联的所测量的第一电流指示写入操作确实改变了存储单元的状态,则该方法还包括对存储单元进行第二读操作以测量与存储单元相关联的第二电流并比较所测量的第二电流。与存储单元相关联的当前电流到第二预定阈值电流,以确定写操作是否将存储单元的状态改变为期望状态或中间状态。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号