首页>
外国专利>
Ethernet physical layer device having integrated physical coding and forward error correction sub-layers
Ethernet physical layer device having integrated physical coding and forward error correction sub-layers
展开▼
机译:具有集成物理编码和前向纠错子层的以太网物理层设备
展开▼
页面导航
摘要
著录项
相似文献
摘要
Disclosed are Ethernet physical layer devices (e.g., a transceiver, a receiver and a transmitter) with integrated physical coding and forward error correction sub-layers. Each physical layer device includes a physical coding sub-layer (PCS), a forward error correction sub-layer (FEC) and integration block(s). Each integration block halts, for some number of clock cycles, a data stream in portions of a data path (e.g., portions of a transmitter (TX) data path or portions a receiver (RX) data path) within the PCS and the FEC in order to compensate for processing of that data stream by a data processor (e.g., a code word mark (CWM) inserter or a CWM remover) contained in the portion of the data path within the FEC. Use of such integration block(s) eliminates the need for redundant components in the PCS and FEC, thereby reducing latency, costs and chip area consumption. Also disclosed are associated methods.
展开▼