首页>
外国专利>
Providing scalable dynamic random access memory (DRAM) cache management using DRAM cache indicator caches
Providing scalable dynamic random access memory (DRAM) cache management using DRAM cache indicator caches
展开▼
机译:使用DRAM缓存指示器缓存提供可扩展的动态随机存取存储器(DRAM)缓存管理
展开▼
页面导航
摘要
著录项
相似文献
摘要
Providing scalable dynamic random access memory (DRAM) cache management using DRAM cache indicator caches is provided. In one aspect, a DRAM cache management circuit is provided to manage access to a DRAM cache in high-bandwidth memory. The DRAM cache management circuit comprises a DRAM cache indicator cache, which stores master table entries that are read from a master table in a system memory DRAM and that contain DRAM cache indicators. The DRAM cache indicators enable the DRAM cache management circuit to determine whether a memory line in the system memory DRAM is cached in the DRAM cache of high-bandwidth memory, and, if so, in which way of the DRAM cache the memory line is stored. Based on the DRAM cache indicator cache, the DRAM cache management circuit may determine whether to employ the DRAM cache and/or the system memory DRAM to perform a memory access operation in an optimal manner.
展开▼