首页>
外国专利>
PROCESSOR IMPLEMENTED METHOD FOR INTEGRITY MONITORING AND FAILURE IDENTIFICATION, FAILURE IDENTIFICATION SYSTEM, INTEGRITY MONITORING AND FAULT DETECTION MEDIA
PROCESSOR IMPLEMENTED METHOD FOR INTEGRITY MONITORING AND FAILURE IDENTIFICATION, FAILURE IDENTIFICATION SYSTEM, INTEGRITY MONITORING AND FAULT DETECTION MEDIA
展开▼
机译:完整性监控与故障识别的处理器实现方法,故障识别系统,完整性监控与故障检测介质
展开▼
页面导航
摘要
著录项
相似文献
摘要
It is a system and method for integrity monitoring and fault identification of a system. In one embodiment, the system estimates a system integrity index (hi) as time series data. By analyzing the data corresponding to the estimated hi, the system identifies one or more time windows in which a majority of the estimated hi values is low as a low hi window and one or more time windows in which a majority of the values hi estimated is high as a high hi window. By identifying a low hi window, which indicates that abnormal system behavior is monitored, the system, based on a local Bayesian network generated by the system being monitored, generates an explainability index (ei) for each sensor. where ei quantifies a sensor contribution to the low hi. In addition, an associated component (or associated components) is identified as contributing to abnormal / failed system behavior.
展开▼