Dynamic performance analysis with adjustment per storage activity

摘要

The present invention relates to a device having a built-in self-test (BIST) circuit adapted to execute a BIST pattern in a loop mode in a memory adapted for activity factors corresponding to a programmable number of operations the BIST circuit is further configured to measure the dynamic power of a supply while the BIST pattern is being executed in the loop mode of the memory.