首页> 外国专利> Pessimism reduction in cross-talk noise determination used in integrated circuit design

Pessimism reduction in cross-talk noise determination used in integrated circuit design

机译:降低集成电路设计中串扰噪声确定的悲观情绪

摘要

A system and method to perform an integrated circuit design involves selecting a net among a plurality of nets of the integrated circuit design as a victim net. Each net connects a pair of nodes of the integrated circuit design and each node represents a logic element of the integrated circuit design. The method also includes determining aggressor nets among the plurality of nets for the victim net and determining a corresponding weight value for each of the aggressor nets and, for each of the aggressor nets, multiplying the coupled noise originating from the aggressor net with the corresponding weight value to obtain a weighted coupled noise value. A cumulative coupled noise value is obtained for the victim net as a sum of the weighted coupled noise values associated with each of the aggressor nets. A result of the integrated circuit design is provided for fabrication into an integrated circuit.
机译:一种执行集成电路设计的系统和方法,包括在集成电路设计的多个网络中选择一个网络作为受害者网络。每个网络连接集成电路设计的一对节点,每个节点代表集成电路设计的逻辑元素。该方法还包括确定多个用于受害者网络的网络中的攻击者网络,并确定每个攻击者网络的对应权重值,并且对于每个攻击者网络,将源自攻击者网络的耦合噪声乘以相应权重。以获得加权耦合噪声值。获得针对受害者网络的累积耦合噪声值,作为与每个攻击者网络相关联的加权耦合噪声值的总和。提供了集成电路设计的结果以用于制造集成电路。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号