首页>
外国专利>
Decoding predicated-loop instruction and suppressing processing in one or more vector processing lanes
Decoding predicated-loop instruction and suppressing processing in one or more vector processing lanes
展开▼
机译:解码谓词循环指令并抑制一个或多个矢量处理通道中的处理
展开▼
页面导航
摘要
著录项
相似文献
摘要
A data processing system supports a predicated-loop instruction that controls vectorised execution of a program loop body in respect of a plurality of vector elements. When the number of elements to be processed is not a whole number multiple of the number of lanes of processing supported for that element size, then the predicated-loop instruction controls suppression of processing in one or more lanes not required.
展开▼