首页>
外国专利>
Configuration and testing method and system for FPGA chip using bumping process
Configuration and testing method and system for FPGA chip using bumping process
展开▼
机译:利用凸块工艺的fpga芯片的配置测试方法及系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A configuration and testing method and system for an FPGA chip using a bumping process are disclosed, the method includes creating configuration files for an FPGA chip under test and storing them in a memory; reading, by a master FPGA, a configuration code stream of corresponding configuration codes from the mass memory, configuring the FPGA chip under test via an external test interface, and determining whether the configuration is successful; if the configuration is successful, converting the configuration code stream into a test signal source file that is recognizable, executable and reusable by multiple pieces of test equipment by a developed algorithm and a conversion tool; and automatically loading the test signal source file onto the FPGA chip under test in real time by advanced test equipment.
展开▼