首页>
外国专利>
Inter-processor communication method for access latency between system-in-package (SIP) dies
Inter-processor communication method for access latency between system-in-package (SIP) dies
展开▼
机译:用于系统级封装(SIP)管芯之间的访问等待时间的处理器间通信方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system and method wherein die-to-die communication are provided between a first die and a second die contained in a common integrated circuit (IC) package, a first processor on the first die communicatively coupled to the first connectivity circuitry by the first processor bus and configured to provide first bus transactions, to be provided to the second connectivity circuitry, to the first processor bus, the first connectivity circuitry configured to utilize a multiple simultaneous outstanding transaction capability supporting multiple simultaneous outstanding write transactions concurrent with multiple simultaneous outstanding read transactions, the second connectivity circuitry configured to provide processor bus flow control information and elasticity buffer status information pertaining to the elasticity buffer to the first connectivity circuitry via a common message for flow control.
展开▼