首页>
外国专利>
Methods for mitigating transistor aging to improve timing margins for memory interface signals
Methods for mitigating transistor aging to improve timing margins for memory interface signals
展开▼
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit is operable to communicate with an external component. The integrated circuit may include driver circuits for outputting clock signals and associated control signals to the external component in accordance with a predetermined interface protocol. The clock signals may toggle more frequently than the associated control signals. To help mitigate potential transistor aging effects that could negatively impact timing margins for the control signals, the control signals may be periodically toggled even during idle periods as allowed by the predetermined interface protocol to help improve timing margins.
展开▼