首页>
外国专利>
PROCÉDÉ FORMEL D'ANALYSE ARBORESCENTE ET D'OPTIMISATION D'HORLOGE
PROCÉDÉ FORMEL D'ANALYSE ARBORESCENTE ET D'OPTIMISATION D'HORLOGE
展开▼
展开▼
页面导航
摘要
著录项
相似文献
摘要
Configuring a hardware verification system includes receiving first data representing a first integrated circuit design configured to operate via a first clock signal derived from a second clock signal and a third signal generated by the second clock signal. The computer transforms the first data into second data representing a second design that includes functionality of the first design. The transformation replaces the first clock signal with the second clock signal. A first Boolean function is defined by first and second values of the third signal corresponding to a first transition of the second clock signal being in a same direction as a transition of the first clock signal. A second Boolean function is defined by the first and second values of the third signal corresponding to a second transition of the second clock signal being in a direction opposite to the associated transition of the first clock signal.
展开▼