首页> 外文OA文献 >Designing All-Pole Filters for High-Frequency Phase-Locked Loops
【2h】

Designing All-Pole Filters for High-Frequency Phase-Locked Loops

机译:为高频锁相环设计全极滤波器

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Since the phase-locked loop (PLL) circuit was proposed in the 1930s, it is being used for a lot of situations when precise frequency and phase references are required. Among these applications, synchronous telecommunication networks experienced a strong development in order to support the explosive information traffic that the modern society demands. Consequently, bandwidth became a decisive parameter, implying higher and higher frequencies for the clocksignals exchanged between the nodes of the networks and detected by PLLs. The necessity to improve clock precision that follows the bandwidth increase provoked the improvement of the filter component of the PLLs, avoiding instability and high-frequency components in the reference signals. Here, a technique of designing this kind of filter is presented, considering second-order filters, implying third-order PLLs. Simulations show that following this technique produces very fast tracking processes, enabling precise operation even for very high frequencies.
机译:由于在20世纪30年代提出了锁相环(PLL)电路,因此在需要精确的频率和相位参考时,它将用于大量情况。在这些应用中,同步电信网络经历了强大的发展,以支持现代社会需求的爆炸性信息。因此,带宽成为决定性参数,暗示在网络节点之间交换的时钟信号的更高且更高的频率,并由PLL检测到。提高带宽的时钟精度的必要性增加了激发了PLL的滤波器组件的改进,避免了参考信号中的不稳定性和高频分量。这里,考虑二阶滤波器,提出了一种设计这种滤波器的技术,暗示三阶PLL。模拟表明,此技术后,产生非常快速的跟踪过程,即使对于非常高的频率也能够精确操作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号