首页> 美国政府科技报告 >Multi-level interconnects for heterojunction bipolar transistor integrated circuit technologies
【24h】

Multi-level interconnects for heterojunction bipolar transistor integrated circuit technologies

机译:用于异质结双极晶体管集成电路技术的多级互连

获取原文

摘要

Heterojunction bipolar transistors (HBTs) are mesa structures which present difficult planarization problems in integrated circuit fabrication. The authors report a multilevel metal interconnect technology using Benzocyclobutene (BCB) to implement high-speed, low-power photoreceivers based on InGaAs/InP HBTs. Processes for patterning and dry etching BCB to achieve smooth via holes with sloped sidewalls are presented. Excellent planarization of 1.9 (micro)m mesa topographies on InGaAs/InP device structures is demonstrated using scanning electron microscopy (SEM). Additionally, SEM cross sections of both the multi-level metal interconnect via holes and the base emitter via holes required in the HBT IC process are presented. All via holes exhibit sloped sidewalls with slopes of 0.4 (micro)m/(micro)m to 2 (micro)m/(micro)m which are needed to realize a robust interconnect process. Specific contact resistances of the interconnects are found to be less than 6 (times) 10(sup (minus)8) (Omega)cm(sup 2). Integrated circuits utilizing InGaAs/InP HBTs are fabricated to demonstrate the applicability and compatibility of the multi-level interconnect technology with integrated circuit processing.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号