...
首页> 外文期刊>Simulation modelling practice and theory: International journal of the Federation of European Simulation Societies >Accelerated floating random walk algorithm for the electrostatic computation with 3-D rectilinear-shaped conductors
【24h】

Accelerated floating random walk algorithm for the electrostatic computation with 3-D rectilinear-shaped conductors

机译:加速浮动随机游走算法,用于3-D直线形导体的静电计算

获取原文
获取原文并翻译 | 示例

摘要

With the advancement of fabrication technology, the electrostatic coupling has increasing impact on the performance of very large-scale integrated (VLSI) circuits and micro-electromechanical systems (MEMS). For the structures in VLSI circuits which are mostly rectilinear geometries, the floating random walk (FRW) method using cubic transition domains has been successfully applied to calculate the electric capacitances among interconnect wires. In this work, the techniques of importance sampling and stratified sampling are presented to accelerate the FRW algorithm by improving the convergence rate of the Monte Carlo procedure. An efficient approach is then presented to parallelize the FRW algorithm with the graphic processing units (GPUs). GPU-friendly algorithmic flow and data structure are designed to reduce the divergence among random walks and the time of accessing the device memory. The presented techniques are also applicable to the calculation of electric field intensity, which is also an important problem for nowadays nanometer-technology circuits. Numerical results are presented with several simple structures and larger ones from real VLSI circuits or MEMS. The results validate the accuracy of the presented techniques and demonstrate up to 100× speedup due to the variance reduction and GPU-based parallel computing.
机译:随着制造技术的进步,静电耦合对超大规模集成电路(VLSI)和微机电系统(MEMS)的性能影响越来越大。对于VLSI电路中大多数为直线几何结构的结构,已经成功地应用了使用立方过渡域的浮动随机游走(FRW)方法来计算互连线之间的电容。在这项工作中,提出了重要性抽样和分层抽样的技术,以通过提高蒙特卡洛过程的收敛速度来加速FRW算法。然后提出了一种有效的方法来将FRW算法与图形处理单元(GPU)并行化。 GPU友好的算法流程和数据结构旨在减少随机游走之间的差异以及减少访问设备内存的时间。所提出的技术也适用于电场强度的计算,这也是当今纳米技术电路的重要问题。数值结果由实际VLSI电路或MEMS的几种简单结构和较大的结构给出。结果验证了所提出技术的准确性,并证明了由于方差减少和基于GPU的并行计算而使速度提高了100倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号