On reducing PLC response time

摘要

The dual core bit-byte CPU must be equipped with properly designed circuits,providing interface between the two processor units,and making it possible to exploit all its advantages like versatility of the byte unit and speed of the bit unit.First of all,the interface circuits should be designed in such a way,that they don't disturb maximally parallel operation of the units,and that the CPU as a whole works in the same manner as in a standard PLC.The paper presents hardware solutions supporting effective operation of PLC CPU-s.Possibilities of solving problems concerning data exchange between a CPU and peripheral circuits were presented,with a special stress on timers and counters,and also on data exchange between the bit unit and the byte unit.The objective of the proposed solutions is to decrease the time necessary for a CPU to access its peripheries.