...
首页> 外文期刊>International Journal of High Performance Computing and Networking >Fast indexing for blocked array layouts to reduce cache misses
【24h】

Fast indexing for blocked array layouts to reduce cache misses

机译:快速索引以阻塞阵列的布局,以减少缓存未命中

获取原文
获取原文并翻译 | 示例

摘要

Several studies have been conducted on blocked data layouts, in conjunction with loop tiling to improve locality of references. In this paper, we further reduce cache misses, restructuring the memory layout of multi-dimensional arrays, so that array elements are stored in a blocked way, exactly as they are swept by the tiled instruction stream. A straightforward way is presented to easily translate multi-dimensional indexing of arrays into their blocked memory layout using quick and simple binary-mask operations. Actual experimental results and simulations illustrate that performance is greatly improved because of the considerable reduction of cache misses.
机译:结合循环平铺以提高引用的局部性,已对阻止的数据布局进行了一些研究。在本文中,我们进一步减少了高速缓存未命中,重新构造了多维数组的内存布局,从而使数组元素以分块的方式存储,就像它们被平铺的指令流清除一样。提出了一种直接的方法,可以使用快速和简单的二进制掩码操作轻松地将数组的多维索引转换为它们的分块内存布局。实际的实验结果和仿真表明,由于显着减少了高速缓存未命中,因此性能得到了极大的提高。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号