Evaluation of 4-bit Array Multiplier of Adiabatic Logic Family

摘要

In this paper, we report a comparison of 4-bit array multiplier based on the static CMOS logic and the adiabatic logic family: 2PC2AL, and our previously proposed logic. In the SPICE simulation, by applying the adiabatic switching principle, we can reduce the power dissipation.