首页> 外文期刊>IEEE Electron Device Letters >Short-Channel-Effect Modeling of DG-FETs Using Voltage-Doping Transformation Featuring FD/PD Modes
【24h】

Short-Channel-Effect Modeling of DG-FETs Using Voltage-Doping Transformation Featuring FD/PD Modes

机译:Short-Channel-Effect Modeling of DG-FETs Using Voltage-Doping Transformation Featuring FD/PD Modes

获取原文
获取原文并翻译 | 示例
       

摘要

The virtual-cathode approach to modeling short-channel effects in deep-nanoscaled MOSFETs (with gate length of less than 25 nm) is increasingly viewed as a vital means in MOS compact modeling. To achieve analytical solution to the 2-D Poisson's equation, the voltage-doping transformation is adopted to map 2-D electrostatics, including drain-induced barrier lowering, into an equivalent 1-D form at the point of virtual cathode. To accommodate both full-depletion and partial-depletion operation modes, contributions to space charge from electrons and holes are all considered. Models for subthreshold swing and threshold-voltage rolloff are further developed, and the accuracy of the overall model is verified through numerical device simulation.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号