...
首页> 外文期刊>Journal of computational and theoretical nanoscience >Analyzing the Feasibility Scheme of Compiler Optimization Techniques for Increasing Efficiency
【24h】

Analyzing the Feasibility Scheme of Compiler Optimization Techniques for Increasing Efficiency

机译:分析编译优化技术的可行性方案提高效率

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

Different compilers offer different kind and different level of optimization techniques. These days, the scale of applications is increasing rapidly. This increase in the size demands more complex applications being developed. This results in an imbalance of resource capability and application demand. To take the maximum of existing resources, compiler optimization techniques are used. There are current compiler optimization techniques for single core processors. But the use of these optimization techniques requires expert level knowledge. Optimization of compiler means minimization or maximization or various objectives. These objectives may be latency, size, power requirement, etc. Importance of these objectives may vary from one application to other. This paper illustrates the analysis of existing optimization techniques, which are available for single-core processor systems. The speed-up analysis of different applications is performed, and architecture level features are extracted. Analysis graphs are generated at the end to show the effect of various program features on the applicability of optimization techniques.
机译:不同的编译器提供不同的种类和不同的优化技术。这些天,应用规模迅速增加。这种尺寸的增加需要开发更复杂的应用程序。这导致资源能力的不平衡和应用需求。要采取最大限度的现有资源,使用编译器优化技术。单核处理器有当前编译器优化技术。但是使用这些优化技术需要专家级知识。编译器的优化意味着最小化或最大化或各种目标。这些目标可能是延迟,尺寸,功率要求等。这些目标的重要性可能因申请而异。本文说明了现有优化技术的分析,可用于单核处理器系统。执行不同应用的加速分析,提取架构级别特征。最后产生分析图,以显示各种程序特征对优化技术适用性的影响。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号