首页> 外文期刊>大阪工業大学紀要. 理工学篇 >A Design Methodology for Re-Configurable MPU for an Embedded System and Software on an FPGA
【24h】

A Design Methodology for Re-Configurable MPU for an Embedded System and Software on an FPGA

机译:FPGA上嵌入式系统和软件的可重新配置MPU的设计方法

获取原文
获取原文并翻译 | 示例
           

摘要

FPGA (Field Programmable Gate Array) is an essential device to design of hardware at present. Ways of applying FPGAs are studied actively for system design problems. The problems are on design methods for large scale and speed-up. One of the design methods is SoC (System on a Chip) that realizes to implement all functions of a system to a chip. To realize SoC efficiently, IP (Intellectual property) is very important and is developed for re-use of hardware. Many MPUs (Micro Processing Unit) are developed as IPs. However, most of the MPUs at present have too high specifications and too large scales, as applying to embedded systems. Furthermore, embedded MPUs require functions to execute real-time application program. Then we propose a flexible and small scale MPU and it's design method. This paper is shown our proposed design method with "specifications description language" and the examples to apply the design method, and indicates problems and reasons to implement processors in an FPGA.
机译:FPGA(现场可编程门阵列)是目前硬件设计必不可少的器件。针对系统设计问题,积极研究了应用FPGA的方法。问题在于大规模和加速的设计方法。设计方法之一是SoC(片上系统),它可以将系统的所有功能实现到芯片上。为了有效地实现SoC,IP(知识产权)非常重要,并且已开发用于硬件重用。许多MPU(微处理单元)被开发为IP。但是,目前大多数MPU应用于嵌入式系统的规格和规模都太大。此外,嵌入式MPU需要执行实时应用程序的功能。然后提出了一种灵活的小型MPU及其设计方法。本文通过“规范描述语言”展示了我们提出的设计方法,以及应用该设计方法的示例,并指出了在FPGA中实现处理器的问题和原因。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号