...
首页> 外文期刊>The Electrochemical Society interface >Gate Dielectric Process Technology for the Sub-1 nm Equivalent Oxide Thickness(EOT)Era
【24h】

Gate Dielectric Process Technology for the Sub-1 nm Equivalent Oxide Thickness(EOT)Era

机译:1纳米以下等效氧化物厚度(EOT)时代的栅极介电工艺技术

获取原文
获取原文并翻译 | 示例
           

摘要

The semiconductor industry is now in its third generation of gate dielectrics.The first generation was the silicon dioxide(SiO2)era from the early 1960s to about the mid-1990s.The benefits of SiO2 noted in the earlier articles in this issue of Interface included utilization as:(a)passivation of surface dangling bonds and p-n junction interfaces,(b)pattern/diffusion masking ability,and(c)insulator supporting medium for aluminum interconnects between sections of the integrated circuit.
机译:半导体行业现在已经进入第三代栅极电介质。第一代是1960年代初至1990年代中期的二氧化硅(SiO2)时代。用作:(a)表面悬空键和pn结界面的钝化;(b)图案/扩散掩盖能力;(c)绝缘体支撑介质,用于集成电路各部分之间的铝互连。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号