Designing High Speed Sequential Circuits by Quantum-Dot Cellular Automata: Memory Cell and Counter Study

摘要

According to the high rate of dimensions shrinkage in conventional CMOS circuits, serious challenges threat this technology. Quantum-dot cellular automata is a well-known and possible solution for replacement of CMOS technology. Designing robust and efficient QCA-based sequential circuits is a significant subject which needs well-organized structures for latches. Therefore, in this paper we try to present two novel and innovative designs for these kinds of circuits. Firstly we propose an efficient architecture for random access memory cell with set and reset ability which is based on the D-latch and secondly we present a high speed JK-latch which is appropriate for implementation of different QCA sequential circuits and we implement a 2-bit synchronous counter using this latch. Both designs have improvements in terms of complexity and computation speed versus state-of-the-art. Simulation results achieved from QCADesigner tool authenticate the accuracy and usefulness of proposed architectures.