...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing
【24h】

An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing

机译:具有分布式采样保持预处理功能的80MHz,80mW,8位CMOS折叠式A / D转换器

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

An analog-to-digital converter incorporating a distributed track-and-hold preprocessing combined with folding and interpolation techniques has been designed in CMOS technology. The presented extension of the well known folding concept has resulted in a 75 MHz maximum full-scale input signal frequency. A signal-to-noise ratio of 44 dB is obtained for this frequency. The 8-b A/D converter achieves a clock frequency of 80 MHz with a power dissipation of 80 mW from a 3.3 V supply voltage. The active chip area is 0.3 mm/sup 2/ in 0.5-/spl mu/m standard digital CMOS technology.
机译:采用CMOS技术设计了一种结合了分布式采样保持预处理与折叠和插值技术的模数转换器。所提出的众所周知的折叠概念的扩展已导致75 MHz最大满量程输入信号频率。对于该频率,信噪比为44 dB。 8-b A / D转换器通过3.3 V电源电压实现80 MHz的时钟频率和80 mW的功耗。有源芯片面积为0.3 mm / sup 2 /,采用0.5- / spl mu / m标准数字CMOS技术。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号