首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 2-V 2.5-GHz-104-dBc/Hz at 100 kHz fully integrated VCO withwide-band low-noise automatic amplitude control loop
【24h】

A 2-V 2.5-GHz-104-dBc/Hz at 100 kHz fully integrated VCO withwide-band low-noise automatic amplitude control loop

机译:具有100W完全集成VCO的2V 2.5GHz-104dBc / Hz,具有宽带低噪声自动幅度控制环路

获取原文
获取原文并翻译 | 示例
           

摘要

The automatic amplitude control (AAC) loop is an indispensablenelement for the practical realization of VCOs embedded in a completentransceiver. Its noise however can unacceptably degrade thensingle-sideband-to-carrier ratio (SSCR) performance of the oscillator,nthis problem being even exacerbated in low-voltage circuits. This papernaddresses the design issues of a low-voltage low-noise differentialnLC-VCO with AAC, tunable within a 2.3-2.8-GHz frequency range, fullynintegrated in bipolar technology with 2-V power supply. First, thenmechanisms through which the AAC noise affects the output phase arenidentified as the poor indirect stability and the AM-to-PM conversionndue to the varactors. The effect of the AAC noise is discussed andnsubstantially reduced with suitable design choices. We show that thenachievable noise-to-signal ratio is bounded by the shot noise comingnfrom the bias source of the differential oscillator, an intrinsic limitnset by the low supply voltage which does not allow for degeneration ofnthe tail transistor. Second, the design of the AAC is discussed. A largengain-bandwidth product (GBWP), about 100 MHz, has been implemented innorder to correct for the fast oscillation amplitude variations andnreduce the effect of the ground line disturbances. The expected value ofnthe phase noise level, SSCR at 100 kHz =-104 dBc/Hz, is tightly matchednby the experimental results. The core oscillator dissipates 7 mA, whilenless than 600 ΜA are drawn by the AAC circuit
机译:自动幅度控制(AAC)环路对于实际实现嵌入在完整收发器中的VCO是必不可少的要素。然而,它的噪声会不可接受地降低振荡器的单边带载比(SSCR)性能,在低压电路中甚至会加剧这一问题。本文解决了带有AAC的低压低噪声差分LC-VCO的设计问题,该器件可在2.3-2.8 GHz频率范围内调节,并完全集成在具有2V电源的双极性技术中。首先,然后将AAC噪声影响输出相位的机制识别为差的间接稳定性和变容二极管的AM到PM转换。讨论了AAC噪声的影响,并通过适当的设计选择大大降低了噪声。我们表明,可实现的信噪比受到来自差分振荡器偏置源的散粒噪声的限制,该固有噪声是由低电源电压设置的,这不允许尾晶体管退化。其次,讨论了AAC的设计。已经实施了约100 MHz的大增益带宽乘积(GBWP),以校正快速的振荡幅度变化并减少接地线干扰的影响。实验结果与相位噪声水平的期望值SSCR在100 kHz = -104 dBc / Hz时紧密相关。核心振荡器消耗7 mA的电流,而AAC电路消耗的电流不到600 MA

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号