首页> 外文期刊>Solid-State Circuits, IEEE Journal of >A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET
【24h】

A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET

机译:14nm CMOS FinFET中的64Gb / s 1.4pJ / b NRZ光接收器数据路径

获取原文
获取原文并翻译 | 示例
       

摘要

A 64-Gb/s high-sensitivity non-return to zero receiver (RX) data-path is demonstrated in the 14-nm-bulk FinFET CMOS technology. To achieve high sensitivity, the RX incorporates a transimpedance amplifier whose gain and bandwidth are co-optimized with a 1-tap decision feedback equalization (DFE). The DFE, which operates at quarter-rate, features a look-ahead speculation to relax DFE timing to 4 unitinterval. The analog front end includes a transadmittance transimpedance inductorless variable gain amplifier, resulting in a low power and compact front end. The RX, wirebonded to a discrete GaAs photodiode, achieves an energy efficiency of 1.4 pJ/bit and -5-dBm optical modulation amplitude while recovering PRBS-7 data (bit-error-rate <; 10-12) modulated by a VCSEL driver with a 2-tap feed forward equalization (FFE) (main + precursor) over 7 m of graded-index 50/125-μm multimode fiber. The measured sensitivities at 56 and 32 Gb/s are -9- and -13-dBm optical modulation amplitude, respectively.
机译:14纳米批量FinFET CMOS技术演示了64 Gb / s高灵敏度不归零接收器(RX)数据路径。为了实现高灵敏度,RX集成了一个跨阻放大器,其增益和带宽与1抽头判决反馈均衡(DFE)共同优化。 DFE以四分之一的速率运行,具有超前的推测功能,可以将DFE时序放松到4个单位间隔。模拟前端包括一个跨导无阻无电感可变增益放大器,从而实现了低功耗和紧凑的前端。引线键合到分立的GaAs光电二极管上的RX在恢复PRBS-7数据的同时实现了1.4 pJ / bit的能量效率和-5-dBm的光调制幅度(误码率<; 10 -12 )由VCSEL驱动器在2 m渐变折射率50/125μm多模光纤上进行2抽头前馈均衡(FFE)(主+前体)调制。在56 Gb / s和32 Gb / s时测得的灵敏度分别为-9 dBm和-13 dBm光调制幅度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号