首页> 外文期刊>Proceedings of the IEEE >Transistor-Level Tools for High-End Processor Custom Circuit Design at IBM
【24h】

Transistor-Level Tools for High-End Processor Custom Circuit Design at IBM

机译:IBM用于高端处理器定制电路设计的晶体管级工具

获取原文
获取原文并翻译 | 示例
           

摘要

IBM''s high-performance microprocessor designs leverage internally developed electronic design automation tools to create high-frequency, power efficient, and robust microprocessors. This paper describes some of the tools employed in the custom circuit design methodology in IBM. The tools described include a transistor-level block-based static timer, a static noise analysis methodology, and a transistor width tuner that optimizes performance and area. We also describe the application of electrical rule checking used to enforce consistent design practices. Finally, we discuss a macro extraction tool that determines parasitic resistance and capacitance of interconnect from a layout
机译:IBM的高性能微处理器设计利用内部开发的电子设计自动化工具来创建高频,省电且坚固的微处理器。本文描述了IBM的定制电路设计方法中使用的一些工具。所描述的工具包括基于晶体管级块的静态计时器,静态噪声分析方法以及优化性能和面积的晶体管宽度调谐器。我们还将描述用于强制执行一致的设计实践的电气规则检查的应用。最后,我们讨论一种宏提取工具,该工具可从布局确定互连的寄生电阻和电容

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号