A Reverse-RSSI Logarithmic Power Detector With +35-dBm Maximum Detectable Power in 180-nm CMOS

摘要

This letter presents a CMOS reverse received signal strength indicator (reverse-RSSI) based logarithmic power detector (PD). A capacitor attenuation array and unbalanced source-coupled rectifiers are utilized to constitute the reverse-RSSI architecture, w