首页> 外文期刊>Journal of VLSI signal processing >Distributed Memory Parallel Architecture Based on Modular Linear Arrays fOr 2-D Separable Transforms Computation
【24h】

Distributed Memory Parallel Architecture Based on Modular Linear Arrays fOr 2-D Separable Transforms Computation

机译:基于二维线性变换计算的模块化线性阵列的分布式内存并行架构

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

A framework for mapping systematically 2-dimensional (2-D) separable transforms into a parallel architecture consisting of fully pipelined linear array stages is presented. The resulting model architecture is char- acterized by its generality, high degree of modularity, high throughput, and the exclusive use of distributed memory and control. There is no central shared memory block to facilitate the transposition of intermediate results, as it is commonly the case in row-column image processing architectures. Avoiding shared central memory has positive implications for speed, area, power dissipation and scalability of the architecture. The architecture presented here may be used to realize any separable 2-D transform by only changing the coefficients stored in the processing elements. Pipelined linear arrays for computing the 2-D Discrete Fourier Transform and 2--D separable convolution are presented as examples and their performance is evaluated.
机译:提出了一种系统地将二维(2-D)可分离变换映射到由全流水线形线性阵列级组成的并行体系结构的框架。最终的模型架构具有通用性,高度模块化,高吞吐量以及专用于分布式内存和控制的特点。没有中央共享存储块来促进中间结果的转置,这在行列图像处理体系结构中很常见。避免共享中央内存对体系结构的速度,面积,功耗和可伸缩性具有积极影响。通过仅改变存储在处理元件中的系数,这里提出的体系结构可以用于实现任何可分离的2-D变换。给出了用于计算2D离散傅里叶变换和2D可分离卷积的流水线阵列,并对其性能进行了评估。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号