首页> 外文期刊>Journal of Parallel and Distributed Computing >High level programming abstractions for leveraging hierarchical memories with micro-core architectures
【24h】

High level programming abstractions for leveraging hierarchical memories with micro-core architectures

机译:高级编程抽象,用于利用具有微核架构的分层存储器

获取原文
获取原文并翻译 | 示例
           

摘要

Micro-core architectures combine many low memory, low power computing cores together in a single package. These are attractive for use as accelerators but due to limited on-chip memory and multiple levels of memory hierarchy, the way in which programmers offload kernels needs to be carefully considered. In this paper we use Python as a vehicle for exploring the semantics and abstractions of higher level programming languages to support the offloading of computational kernels to these devices. By moving to a pass by reference model, along with leveraging memory kinds, we demonstrate the ability to easily and efficiently take advantage of multiple levels in the memory hierarchy, even ones that are not directly accessible to the micro-cores. Using a machine learning benchmark, we perform experiments on both Epiphany-Ill and MicroBlaze based micro-cores, demonstrating the ability to compute with data sets of arbitrarily large size. To provide context of our results, we explore the performance and power efficiency of these technologies, demonstrating that whilst these two micro-core technologies are competitive within their own embedded class of hardware, there is still a way to go to reach HPC class GPUs.
机译:微内核架构将许多低存储器,低功耗计算核心组合在一起,在单个包中。这些都是有吸引力的,与加速器有限,但由于片上内存有限和多个级别的内存层次结构,所以需要仔细考虑程序员卸载内核的方式。在本文中,我们将Python作为用于探索高级编程语言的语义和抽象的车辆,以支持对这些设备的计算内核的卸载。通过通过引用模型移动到通过,随着利用存储器种类,我们展示了在存储层级中容易有效地利用多个级别的能力,甚至可以直接可访问的微核。使用机器学习基准测试,我们对兼胚产病和基于微孔的微内核进行实验,展示了与任意大尺寸的数据集计算的能力。为了提供我们的结果背景,我们探讨了这些技术的性能和功率效率,展示了这两个微型技术在自己的嵌入式硬件中具有竞争力,仍然有办法达到HPC类GPU。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号