首页> 外文期刊>Journal of The Institution of Engineers (India): Series B >Improved Designs for All-Optical Adder Circuit Using Mach- Zehnder Interferometers (MZI) Based Optical Components
【24h】

Improved Designs for All-Optical Adder Circuit Using Mach- Zehnder Interferometers (MZI) Based Optical Components

机译:使用基于马赫曾德尔干涉仪(MZI)的光学组件的全光加法器电路的改进设计

获取原文
获取原文并翻译 | 示例
           

摘要

Since last decade, optical computing has emerged as one of the promising computing paradigm in the field of ultra-fast computations and the recent advancements of fabrication technology in photonic industry has further boosted research interests to investigate in this field. In this conjuncture, strategies for designing efficient optical circuits bear much significance toward building cost efficient logic circuits. Not only synthesis schemes but manual designs for logic components are found very effective in way to produce optimal designs. In this work, we present the optical domain designs of an important logic module of ALU—adder circuit. Not only we have made the adder circuit optical domain supporting one but also we have ensured that the designs are optimized too. Here we have worked with two types of adder circuits Carry-Lookahead Adder and Carry-Skip Adder. All the designs are made using Mach–Zehnder interferometers based optical components and interconnect. For both the adder types, two different designs are shown and in each of these designs both the circuit cost parameters and response time is improved. Design overhead and hardware complexities for all the circuits are computed and have compared with related work’s design, where we have found that our designs are having less delay and cost efficient compared to the existing ones.
机译:自上个十年以来,光学计算已成为超快速计算领域中有希望的计算范例之一,光子工业中制造技术的最新发展进一步激发了该领域的研究兴趣。在这种情况下,设计高效光路的策略对构建具有成本效益的逻辑电路具有重要意义。发现不仅合成方案而且逻辑组件的手动设计在产生最佳设计方面也非常有效。在这项工作中,我们介绍了ALU重要逻辑模块-加法器电路的光域设计。我们不仅使加法器电路的光域支持一个域,而且还确保了设计也得到了优化。在这里,我们处理了两种类型的加法器电路:Carry-Lookahead加法器和Carry-Skip加法器。所有设计都是使用基于Mach–Zehnder干涉仪的光学组件和互连件完成的。对于两种加法器类型,都显示了两种不同的设计,并且在每种设计中,电路成本参数和响应时间都得到了改善。计算所有电路的设计开销和硬件复杂度,并将其与相关工作的设计进行比较,我们发现与现有设计相比,我们的设计具有更少的延迟和更高的成本效益。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号