首页> 外文期刊>Integration >Rapid design space exploration using legacy design data and technology scaling trend
【24h】

Rapid design space exploration using legacy design data and technology scaling trend

机译:利用遗留设计数据和技术扩展趋势进行快速设计空间探索

获取原文
获取原文并翻译 | 示例
       

摘要

Rapid and effective design space exploration at all stages of a design process enables faster design convergence and shorter time-to-market. This is particularly important during the early stage of a design where design decisions can have a significant impact on design convergence. This paper describes a methodology for design space exploration using design target prediction models. These models are driven by legacy design data, technology scaling trends and, an in situ model-fitting process. Experiments on ISCAS benchmark circuits validate the feasibility of the proposed approach and yielded power centric designs that improved power by 7-32% for a corresponding 0-9% performance impact; or performance centric designs with improved performance of 10.31-17% for a corresponding 2-3.85% power penalty. Evolutionary algorithm based Pareto analysis on an industrial 65 nm design uncovered design tradeoffs which are not obvious to designers and optimize both power and performance. The high performance design option of the industrial design improved the straight-ported design's performance by 29% with a 2.5% power penalty, whereas the low power design option reduced the straight-ported design's power consumption by 40% for a 9% performance penalty.
机译:在设计过程的所有阶段进行快速有效的设计空间探索,可以加快设计收敛速度并缩短上市时间。在设计的早期阶段,这尤其重要,因为在此阶段,设计决策可能会对设计趋同产生重大影响。本文介绍了一种使用设计目标预测模型进行设计空间探索的方法。这些模型由传统设计数据,技术扩展趋势以及原位模型拟合过程驱动。在ISCAS基准电路上进行的实验验证了该方法的可行性,并得出了以功率为中心的设计,该设计将功率提高了7-32%,从而对性能产生了0-9%的影响;或以性能为中心的设计,其性能提高了10.31-17%,相应的功率损失为2-3.85%。在工业65 nm设计上基于演化算法的Pareto分析发现了设计折衷,这对设计人员而言并不明显,并且可以优化功耗和性能。工业设计的高性能设计选项将直端口设计的性能提高了29%,而功耗却降低了2.5%,而低功耗设计选项将直端口设计的功耗降低了40%,而性能却降低了9%。

著录项

  • 来源
    《Integration》 |2010年第2期|p.202-219|共18页
  • 作者单位

    Electrical and Computer Engineering, Colorado State University, Fort Collins, CO 80521, USA;

    Electrical and Computer Engineering, Colorado State University, Fort Collins, CO 80521, USA;

    Electrical and Computer Engineering, Colorado State University, Fort Collins, CO 80521, USA;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    design trade-off; design space exploration; pareto analysis; evolutionary algorithms;

    机译:设计权衡;设计空间探索;pareto分析;进化算法;
  • 入库时间 2022-08-18 01:25:12

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号