首页> 外文期刊>Integration >Direct digital-to-RF converter employing semi-digital FIR voltage-mode RF DAC
【24h】

Direct digital-to-RF converter employing semi-digital FIR voltage-mode RF DAC

机译:采用半数字型冷电压模式RF DAC的直接数码射频转换器

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

A direct digital-to-RF converter (DRFC) is presented in this work. Due to its digital-in-nature design, the DRFC benefits from technology scaling and can be monolithically integrated into advance digital VLSI systems. A fourth-order single-bit quantizer bandpass digital EA modulator is used preceding the DRFC, resulting in a high in-band signal-to-noise ratio (SNR). The out-of-band spectrally-shaped quantization noise is attenuated by an embedded semi-digital FIR filter (SDFIR). The RF output frequencies are synthesized by a novel configurable voltage-mode RF DAC solution with a high linearity performance. The configurable RF DAC is directly synthesizing RF signals up to 10 GHz in first or second Nyquist zone. The proposed DRFC is designed in 22 nm FDSOI CMOS process and with the aid of Monte-Carlo simulation, shows 78.6 dBc and 63.2 dBc worse case third intermodulation distortion (IM3) under process mismatch in 2.5 GHz and 7.5 GHz output frequency respectively.
机译:在这项工作中提出了一种直接数字到RF转换器(DRFC)。由于其数字化设计,DRFC从技术缩放中受益,可以单片地集成到先进的数字VLSI系统中。在DRFC之前使用四阶单比特量化器带通量数字EA调制器,从而产生高带信噪比(SNR)。带外探光量化噪声由嵌入的半数字FIR滤波器(SDFIR)衰减。 RF输出频率由具有高线性性能的新型可配置电压模式RF DAC解决方案合成。可配置的RF DAC在第一或第二奈奎斯特区直接合成高达10 GHz的RF信号。所提出的DRFC采用22nm FDSOI CMOS工艺设计,借助于Monte-Carlo仿真,显示出78.6dBc和63.2dBc差的案例分别在2.5GHz和7.5GHz输出频率中的过程中的第三个互调失真(IM3)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号