An approach is developed for parallel detection and evaluation of arithmetic operations at inter instruction level. Parallelism exploitation is targeted at inter instruction level. Data dependence analysis is carried out since dependence will limit the number of parallel operations. Arithmetic expressions with +, -, *, / as permissible operators, variables and constants as Operands are considered in the implementation. Transputers are used in the implementation.
展开▼