首页> 外文期刊>IEICE Transactions on Information and Systems >A Low Power-Consuming Embedded System Design by Reducing Memory Access Frequencies
【24h】

A Low Power-Consuming Embedded System Design by Reducing Memory Access Frequencies

机译:降低内存访问频率的低功耗嵌入式系统设计

获取原文
获取原文并翻译 | 示例
       

摘要

When an embedded system is designed, system performance and power consumption have to be taken carefully into consideration. In this paper, we focus on reducing the number of memory access times in embedded systems to improve performance and save power. We use the locality of running programs to reduce the number of memory accesses in order to save power and maximize the performance of an embedded system. We use shorter code words to encode the instructions that are frequently executed and then pack continuous code words into a pseudo instruction. Once the decompression engine fetches one pseudo instruction, it can extract multiple instructions. Therefore, the number of memory access times can be efficiently reduced because of space locality. However, the number of the most frequently executed instructions is different due to the program size of different applications; that is, the number of memory access times increases when there are less encoded instructions in a pseudo instruction. This situation results in a degradation of system performance and power consumption. To solve this problem, we also propose the use of multiple reference tables. Multiple reference tables will result in the most frequently executed instructions having shorter encoded code words, thereby improving the performance and power of an embedded system. From our simulation results, our method reduces the memory access frequency by about 60% when a reference table with 256 instructions is used. In addition, when two reference tables that contain 256 instructions each are used, the memory access ratio is 10.69% less than the ratio resulting from one reference table with 512 instructions.
机译:设计嵌入式系统时,必须仔细考虑系统性能和功耗。在本文中,我们专注于减少嵌入式系统中的内存访问次数,以提高性能并节省功耗。我们使用正在运行的程序的位置来减少内存访问的次数,以节省功耗并最大限度地提高嵌入式系统的性能。我们使用较短的代码字对经常执行的指令进行编码,然后将连续的代码字打包成伪指令。解压缩引擎提取一条伪指令后,便可以提取多条指令。因此,由于空间局部性,可以有效地减少存储器访问次数。但是,由于不同应用程序的程序大小,最常执行的指令数有所不同。即,当伪指令中的编码指令较少时,存储器访问次数增加。这种情况导致系统性能和功耗下降。为了解决这个问题,我们还建议使用多个参考表。多个参考表将导致执行最频繁的指令具有较短的编码代码字,从而提高嵌入式系统的性能和功能。根据我们的仿真结果,当使用带有256条指令的参考表时,我们的方法将内存访问频率降低了约60%。另外,当使用两个均包含256条指令的参考表时,内存访问率比一张具有512条指令的参考表所产生的访问率低10.69%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号