首页> 外文期刊>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences >Synthesis Method of All Low-Voltage CMOS Instantaneous-Companding Log Domain Integrators
【24h】

Synthesis Method of All Low-Voltage CMOS Instantaneous-Companding Log Domain Integrators

机译:所有低压CMOS瞬时扩展对数域积分器的合成方法

获取原文
获取原文并翻译 | 示例
           

摘要

This paper proposes a synthesis method of all low-voltage CMOS instantaneous-companding log domain integrators. The method is based on the exhaustive search of all low-voltage CMOS instantaneous-companding log domain integrators. All the integrators are derived from a general block diagram. A function of each block can be realized by any of a family of circuits and elemental circuits chosen from such families are combined to build an integrator. It is clarified that each family contains a few circuit topologies. All topologies of integrators including new ones are obtained from combinational procedure. Comparing characteristics of all generated integrators, ones satisfying required performances are found out.
机译:本文提出了一种所有低压CMOS瞬时压扩对数域积分器的综合方法。该方法基于所有低压CMOS瞬时压扩对数域积分器的详尽搜索。所有积分器均来自通用框图。每个模块的功能可以通过电路家族中的任何一个来实现,并且将从这些族中选择的基本电路进行组合以构建积分器。明确了每个系列包含一些电路拓扑。集成商的所有拓扑(包括新拓扑)均可从组合过程中获得。比较所有生成的积分器的特性,找出满足所需性能的积分器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号