0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost

Xin Zhang; Po-Hung Ghen; Yoshikatsu Ryu; Koiehi Ishida; Yasuyuki Okuma; Kazunori Watanabe; Takayasu Sakurai; Makoto Takamiya

首页> 外文期刊>電子情報通信学会技術研究報告 >0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost

【24h】

0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost

机译：具有片上栅极升压功能的0.45V输入高于90％的降压转换器

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

A low input voltage buck converter with on-chip gate boost and digital PWM controller is proposed and fabricated in 40-nm CMOS process. The on-chip gate boost and clock gating technique are employed to achieve ＞90% efficiency for heavy load and light load, respectively.

机译：提出并采用40nm CMOS工艺制造具有片上栅极升压和数字PWM控制器的低输入电压降压转换器。片上栅极升压和时钟门控技术分别用于在重负载和轻负载下实现＞ 90％的效率。

著录项

来源
《電子情報通信学会技術研究報告》 |2012年第169期|111-114|共4页
作者
Xin Zhang; Po-Hung Ghen; Yoshikatsu Ryu; Koiehi Ishida; Yasuyuki Okuma; Kazunori Watanabe; Takayasu Sakurai; Makoto Takamiya;
展开▼
作者单位

University of Tokyo 4-6-1 Komaba, Meguro-ku, Tokyo, 105-0123 Japan;

University of Tokyo 4-6-1 Komaba, Meguro-ku, Tokyo, 105-0123 Japan;

Semiconductor Technology Academic Research Center (STARC) 3-17-2 Shin Yokohama, Kohoku-ku,Yokohama, 222-0033 Japan;

University of Tokyo 4-6-1 Komaba, Meguro-ku, Tokyo, 105-0123 Japan;

Semiconductor Technology Academic Research Center (STARC) 3-17-2 Shin Yokohama, Kohoku-ku,Yokohama, 222-0033 Japan;

Semiconductor Technology Academic Research Center (STARC) 3-17-2 Shin Yokohama, Kohoku-ku,Yokohama, 222-0033 Japan;

University of Tokyo 4-6-1 Komaba, Meguro-ku, Tokyo, 105-0123 Japan;

University of Tokyo 4-6-1 Komaba, Meguro-ku, Tokyo, 105-0123 Japan;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词
Buck Converter; On-Chip Gate Boost; Power Management;

机译：降压转换器;片内栅极升压;能源管理;
入库时间 2022-08-18 00:29:19

相似文献

外文文献
中文文献
专利

1. 0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost [J] . Xin Zhang, Po-Hung Chen, Yoshikatsu Ryu, 電子情報通信学会技術研究報告 . 2012,第170期

机译：具有片上栅极升压功能的0.45V输入高于90％的降压转换器
2. 0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost [J] . Xin Zhang, Po-Hung Chen, Yoshikatsu Ryu, 電子情報通信学会技術研究報告. シリコン材料·デバイス. Silicon Devices and Materials . 2012,第169期

机译：具有片内栅极升压功能的0.45V输入高于90％的降压转换器
3. 0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost [J] . Xin Zhang, Po-Hung Chen, Yoshikatsu Ryu, 電子情報通信学会技術研究報告. 集積回路. Integrated Circuits and Devices . 2012,第170期

机译：具有片内栅极升压功能的0.45V输入高于90％的降压转换器
4. A 0.45-V input on-chip gate boosted (OGB) buck converter in 40-nm CMOS with more than 90 efficiency in load range from 2µW to 50µW [C] . Zhang Xin, Chen Po-Hung, Ryu Yoshikatsu, VLSI Circuits (VLSIC), 2012 Symposium on . 2012

机译：采用40nm CMOS的0.45V输入片上栅极升压（OGB）降压转换器，在2µW至50µW的负载范围内，效率超过90％
5. Analysis and control of three phase AC-DC PWM boost-buck and buck-boost bidirectional power converters. [D] . Kikuchi, Jun. 2002

机译：三相AC-DC PWM升压-降压和降压-升压双向电源转换器的分析和控制。
6. Fractional-Order Approximation of PID Controller for Buck–Boost Converters [O] . Allan G. S. Sánchez, Josué Soto-Vega, Esteban Tlelo-Cuautle, 2021

机译：降压升压转换器PID控制器的分数近似
7. A Low Voltage Buck DC-DC Converter Using On-Chip Gate Boost Technique in 40nm CMOS [O] . Xin Zhang, Po-hung Chen, Yoshikatsu Ryu, 2015

机译：采用片上栅极升压技术的40nm CmOs低压降压DC-DC变换器

0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost

摘要

著录项

相似文献

相关主题

期刊订阅