Statistical bin limits-an approach to wafer disposition in IC fabrication

摘要

The authors describe the methodology of selecting and implementing statistical bin limits at wafer level test so as to minimize the value added to a defective product, improve the overall outgoing quality and reliability of a product, and provide a tool for helping to drive root cause identification of fabrication problems.