首页> 外文期刊>IEEE Transactions on Power Electronics >Comparative Performance Analysis of High Density and Efficiency PFC Topologies
【24h】

Comparative Performance Analysis of High Density and Efficiency PFC Topologies

机译:高密度和高效PFC拓扑的比较性能分析

获取原文
获取原文并翻译 | 示例
           

摘要

In this paper, the efficiency and power factor performance of improved power factor correction (PFC) topologies suitable for a high density and efficient design are compared. Several topologies, including a conventional average current mode control boost PFC, an interleaved boost PFC, a back-to-back bridgeless boost PFC, and a semi-bridgeless boost PFC, are assessed through loss analysis and simulation using whole height 1 U and 2 kW class prototypes. Based on this, an optimal topology is selected for which an additional comparative analysis involving input line measure improvement control is conducted. The results of these experiments can be adapted for use in the circuit selection of high-performance converters with power factor improvement circuits.
机译:本文比较了适用于高密度和高效设计的改进功率因数校正(PFC)拓扑的效率和功率因数性能。通过使用总高度1 U和2的损耗分析和仿真评估了几种拓扑,包括常规平均电流模式控制升压PFC,交错升压PFC,背对背无桥升压PFC和半无桥升压PFC。千瓦级的原型。基于此,选择最佳拓扑,并对其进行涉及输入线路测量改进控制的附加比较分析。这些实验的结果可适合用于具有功率因数改善电路的高性能转换器的电路选择。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号