首页> 外文期刊>IEEE Transactions on Microwave Theory and Techniques >An Ultralow-Power Current-Reused Direct-Conversion Bluetooth-Low-Energy Receiver Front-End in 40-nm CMOS
【24h】

An Ultralow-Power Current-Reused Direct-Conversion Bluetooth-Low-Energy Receiver Front-End in 40-nm CMOS

机译:超高功率电流重复使用直转换蓝牙 - 低能量接收器前端40-NM CMOS

获取原文
获取原文并翻译 | 示例
           

摘要

An ultralow-power direct-conversion Bluetooth-lowenergy (BLE) receiver (RX) front-end that employs current-reuse and subthreshold techniques is presented. A stacked and self-biased low-noise amplifier (LNA) with active balun consumes 400 mu W and achieves a noise figure (NF) of 3.2-dB and a high gain ( programmable from 18 to 31 dB), meeting the system specifications over the process, supply voltage, and temperature (PVT) variations. The RX front-end has a measured integrated NF of 5.2 dB from 50 KHz to 1 MHz that corresponds to a sensitivity of -95.1 dBm. At an RX gain of 47 dB, IIP3 was measured at -19.7 dBm. The LC VCO operates at twice the carrier frequency with a tuning range of 4.55 to 5.15 GHz in an integer-N phase-locked loop (PLL). An ultralow-power CML divider is used to generate the LO I/Q. The integrated phase noise (IPN) of the LO at 2.4 GHz is 0.83 degrees with spot phase noise of -119.9 dBc/Hz at 3 MHz frequency offset. The PLL is entirely placed inside the VCO inductor resulting in an overall die area reduction of 8%. A 6-mu W automatic dc offset-calibrator avoids saturation of consecutive baseband blocks. Multiple mu W-level feedback control loops are used in the design to make it robust over PVT variations. The RX front-end prototype is implemented in a 40-nm LP CMOS process and occupies a silicon area of 0.7 mm(2).
机译:呈现了采用电流重用和亚阈值技术的超高功率直接转换蓝牙 - 低收度(BLE)前端。带有活跃的BalUN的堆叠和自偏见的低噪声放大器(LNA)消耗了400 mu w,实现了3.2-dB的噪声系数(NF)和高增益(可编程从18到31 dB),满足系统规格该过程,电源电压和温度(PVT)变化。 RX前端具有5.2 dB的测量NF,50 kHz至1 MHz,对应于-95.1dBm的灵敏度。在47 dB的RX增益下,在-19.7 dBm下测量IIP3。 LC VCO以载波频率的两倍运行,在整数-N锁相环(PLL)中调谐范围为4.55至5.15 GHz。 UltraLow-Power CML分频器用于生成LO I / Q. LO为2.4 GHz的集成相位噪声(IPN)为0.83度,点相位噪声为-119.9 dbc / hz,在3 MHz频率偏移。 PLL完全放置在VCO电感器内,导致总模面积减少8%。 6-MU W自动直流偏移校准器避免了连续的基带块的饱和度。设计中使用多个MU W级反馈控制循环以使其稳健地通过PVT变化。 RX前端原型以40nm LP CMOS工艺实现,占据0.7mm(2)的硅面积。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号