首页> 外文期刊>IEEE Transactions on Magnetics >Imposing a k Constraint in Recording Systems Employing Post-Viterbi Error Correction
【24h】

Imposing a k Constraint in Recording Systems Employing Post-Viterbi Error Correction

机译:在采用维特比后纠错的记录系统中施加k约束

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

A. strategy for imposing a k constraint without any rate penalty is proposed for recording systems that already employ a post-Viterbi error-correction processor. Although the method is general, we focus on the application to perpendicular magnetic recording. This scheme is based on deliberate insertion of a short pattern, which contains one or more transitions and can be detected by an inner error-detection code, in the prolonged absence of magnetic transitions in the data bit pattern. The post-Viterbi processor attempts an error event correction by examining the likelihoods of a list of error events including the one due to the inserted pattern that forces the k constraint. The signal-to-noise ratio loss compared to the ideal system with k = ∞ but perfect timing recovery is negligible at a either fixed, bit-error rate or a fixed sector-error rate.
机译:对于已经采用了维特比后纠错处理器的记录系统,提出了一种在没有任何速率损失的情况下施加k约束的策略。尽管该方法很通用,但我们专注于垂直磁记录的应用。该方案基于故意插入短模式,该模式包含一个或多个转换,并且在数据位模式中长时间不存在磁转换的情况下,可以通过内部错误检测代码进行检测。维特比后处理器通过检查一系列错误事件的可能性来尝试纠正错误事件,这些错误事件包括由于强制k约束的插入模式而引起的错误事件。与具有k =∞的理想系统相比,信噪比损失较小,但在固定的误码率或固定的扇区误码率下,理想的定时恢复能力可以忽略不计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号