首页> 外文期刊>IEEE Transactions on Circuits and Systems >A new algorithm for cyclic and pipeline data conversion
【24h】

A new algorithm for cyclic and pipeline data conversion

机译:循环和流水线数据转换的新算法

获取原文
获取原文并翻译 | 示例
       

摘要

An algorithm is proposed for digital-to-analog conversion. The conversion starts with the most significant bit. This algorithm can be implemented using unity-gain buffers and thus permits high-speed data conversion. Switched-capacitor D/A and A/D converter architectures based on this algorithm are described, and experimental results are presented to demonstrate its validity. Error analysis shows that a conversion accuracy of at least 9 b is obtainable with a monolithic implementation. Computer simulations indicate that video-frequency operation may be possible if fine-line CMOS, bipolar, or BiCMOS technology is used.
机译:提出了一种数模转换算法。转换从最高有效位开始。该算法可以使用单位增益缓冲器来实现,因此可以实现高速数据转换。描述了基于该算法的开关电容D / A和A / D转换器架构,并给出了实验结果以证明其有效性。误差分析表明,通过单片实现可以获得至少9b的转换精度。计算机仿真表明,如果使用细线CMOS,双极性或BiCMOS技术,则可以进行视频频率操作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号