首页> 外文期刊>IEEE journal of selected topics in quantum electronics >Photonic Processing for Digital Comparison and Full Addition Based on Semiconductor Optical Amplifiers
【24h】

Photonic Processing for Digital Comparison and Full Addition Based on Semiconductor Optical Amplifiers

机译:基于半导体光放大器的数字比较和全加法光子处理

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

An $N$ bit all-optical comparator and an all-optical full adder are presented. These complex circuits, which perform photonic digital processing, are implemented cascading a unique basic gate that exploits cross gain modulation and cross-polarization rotation in a single semiconductor optical amplifier (SOA). Since the interacting signals are counterpropagating in the SOA, they can be set at the same wavelength. Photonic processing improves the speed of the optical networks by reducing the packet latency time to the time-of-flight in the nodes. Digital comparison and full-addition are key functionalities for the processing of the packet labels. Integrated realizations are crucial, thus, SOAs represent a suitable mean both because they allow hybrid integrated solutions and fast operation speed. The performances of the basic gate, the comparator, and the full adder are investigated both in terms of bit error rate and eye opening. To the best of our knowledge this is the first time it is reported on the implementation of an all-optical comparator able to compare patterns longer than 1 bit. Previous works demonstrate the comparison of 1 bit patterns. Only few works report on an all-optical full adder implementation, but with different schemes. In our implementation, sum and carry out do not depend directly on the carry in, thus potentially improving the output signal quality when cascading multiple full adders.
机译:给出了$ N $位全光比较器和全光全加器。这些执行光子数字处理的复杂电路是通过级联独特的基本门实现的,该门在单个半导体光放大器(SOA)中利用交叉增益调制和交叉极化旋转。由于相互作用的信号在SOA中反向传播,因此可以将它们设置为相同的波长。光子处理通过将数据包等待时间缩短到节点中的飞行时间来提高光网络的速度。数字比较和全加是处理数据包标签的关键功能。集成实现至关重要,因此,SOA代表了一个合适的意思,因为它们允许混合集成解决方案和快速的操作速度。从误码率和眼图张开方面研究了基本门,比较器和全加器的性能。据我们所知,这是首次报道了能够比较长于1位的码型的全光比较器的实现。以前的作品演示了1位模式的比较。关于全光全加法器实现的报告很少,但是采用了不同的方案。在我们的实现中,求和与执行不直接取决于进位,因此有可能在级联多个全加器时提高输出信号质量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号