首页> 外文期刊>Future generation computer systems >Sequential in-core sorting performance for a SQL data service and for parallel sorting on heterogeneous clusters
【24h】

Sequential in-core sorting performance for a SQL data service and for parallel sorting on heterogeneous clusters

机译:SQL数据服务和异构集群上并行排序的顺序内核内排序性能

获取原文
获取原文并翻译 | 示例
       

摘要

The aim of the paper is to introduce techniques in order to tune sequential in-core sorting algorithms in the frameworks of two applications. The first application is parallel sorting when the processor speeds are not identical in the parallel system. The second application is the Zeta-Data Project [M. Koskas, A hierarchical database management algorithm, in: Annales 67 du Lamsade, vol. 2, 2004, pp. 277-317.] whose aim is to develop novel algorithms for databases issues. About 50% of the work done in building indexes is devoted to sorting sets of integers. We develop and compare algorithms built to sort with equal keys. Algorithms are variations of the 3Way-Quicksort of Sedgewick. In order to observe performances and to fully exploit functional units in processors, and also in order to optimize the use of the memory system and the different functional units, we use hardware performance counters that are available on most modern microprocessors. We also develop analytical results for one of our algorithms and compare expected results with the measures. For the two applications, we show, through fine experiments on an Athlon processor (a three-way superscalar x86 processor), that L1 data cache misses are not the central problem, but a subtle proportion of independent retired instructions should be advised to get performance for in-core sorting.
机译:本文的目的是介绍一些技术,以便在两个应用程序的框架中调整顺序的核内排序算法。当并行系统中的处理器速度不同时,第一个应用程序是并行排序。第二个应用程序是Zeta-Data项目[M. Koskas,一种分层数据库管理算法,在:Annales 67 du Lamsade,vol。 [2004年2月,第277-317页],其目的是为数据库问题开发新颖的算法。在建立索引中完成的工作中约有50%致力于对整数集进行排序。我们开发并比较了为用相等的键排序而构建的算法。算法是Sedgewick的3Way-Quicksort的变体。为了观察性能并充分利用处理器中的功能单元,以及为了优化内存系统和不同功能单元的使用,我们使用了大多数现代微处理器上可用的硬件性能计数器。我们还开发了其中一种算法的分析结果,并将预期结果与测量结果进行了比较。对于这两个应用程序,我们通过在Athlon处理器(三路超标量x86处理器)上进行的出色实验表明,L1数据高速缓存未命中不是中心问题,但应建议一定比例的独立退休指令以提高性能用于核心排序。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号