Panning sorter: An approach to the design of minimal-hardware parallel-input data sorters

摘要

The panning sorter is introduced, offering a new approach to the design of highly compact digital parallel-input sorters for low power 2D applications, such as image processing and data switching, among others. The result is believed to be the smallest sorter circuit for this type of implementation, for the given time complexity.