...
首页> 外文期刊>Future generation computer systems >Efficient hardware implementation of PMI+ for low-resource devices in mobile cloud computing
【24h】

Efficient hardware implementation of PMI+ for low-resource devices in mobile cloud computing

机译:适用于移动云计算中低资源设备的PMI +的高效硬件实现

获取原文
获取原文并翻译 | 示例

摘要

With rapid development of cloud computing, security issues have gained more and more attention, especially in mobile cloud computing environment. Smart phones and other mobile devices provide a lot of convenience to us, but due to its intrinsic low-resource limitation, it also causes many security problems. In this paper, we design a hardware that can efficiently implement PMI+, which is a Multivariate Quadratic (MQ) asymmetric cipher, for low-resource devices in mobile cloud computing. Our main contributions are that, firstly, hardware architectures of encryption and decryption of PMI+ are developed, and descriptions of corresponding hardware algorithm are proposed; secondly, basic arithmetic units are implemented with higher efficiency that multiplication, squaring, vector dot product and power operation are implemented in full parallel; and thirdly, optimized implementations for core modules, including optimized large power operation, are achieved. The encryption and decryption hardware of PMI+ is efficiently realized on FPGA by the above optimization and improvement. It is verified by experiments that the designed hardware can complete an encryption operation within 497 clock cycles, and the clock frequency can be up to 145.60 MHz, and the designed hardware can complete a decryption operation within 438 clock cycles wherein the clock frequency can be up to 132.21 MHz. Our experiment results also confirm that our design can be deployed in low-resource devices as thin client of mobile cloud computing.
机译:随着云计算的飞速发展,安全问题越来越受到关注,尤其是在移动云计算环境中。智能电话和其他移动设备为我们提供了很多便利,但是由于其固有的资源不足限制,它也引起了许多安全问题。在本文中,我们为移动云计算中的低资源设备设计了一种可以有效实现PMI +的硬件,PMI +是一种多元二次(MQ)不对称密码。我们的主要贡献是:首先,开发了PMI +加密和解密的硬件体系结构,并提出了相应的硬件算法的描述;其次,基本算术单元的执行效率更高,乘法,平方,矢量点积和幂运算完全并行执行。第三,实现了核心模块的优化实现,包括优化的大功率运行。通过上述优化和改进,可以在FPGA上有效地实现PMI +的加密和解密硬件。通过实验证明,设计的硬件可以在497个时钟周期内完成加密操作,时钟频率可以达到145.60 MHz,设计的硬件可以在438个时钟周期内完成解密操作,其中时钟频率可以达到至132.21 MHz我们的实验结果还证实,我们的设计可以作为移动云计算的瘦客户端部署在低资源设备中。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号