首页> 外文期刊>Electronics Letters >Power estimation method for highly correlated input sequences under realistic delay model
【24h】

Power estimation method for highly correlated input sequences under realistic delay model

机译:现实延迟模型下高度相关输入序列的功率估计方法

获取原文
获取原文并翻译 | 示例
       

摘要

A new power estimation method is presented which considers spatio-temporal correlations among the primary inputs as well as the glitch effect under a realistic delay model. To deal with the glitch effect, the symbolic simulation technique is employed, and to take the correlations among the primary inputs into account, the authors employ a new technique which transforms correlation information into a logic structure, called 'pre-logic'. Experimental results show that the estimation error of the proposed method is /spl sim/4% under a realistic delay model with highly correlated input streams.
机译:提出了一种新的功率估计方法,该方法考虑了实际输入模型下主要输入之间的时空相关性以及毛刺效应。为了处理毛刺效应,采用了符号仿真技术,并考虑了主要输入之间的相关性,作者采用了一种将相关性信息转换为逻辑结构的新技术,称为“前逻辑”。实验结果表明,在具有高相关输入流的现实延迟模型下,该方法的估计误差为/ spl sim / 4%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号