首页> 外文期刊>Electron Devices, IEEE Transactions on >Performance and Variability of Doped Multithreshold FinFETs for 10-nm CMOS
【24h】

Performance and Variability of Doped Multithreshold FinFETs for 10-nm CMOS

机译:用于10nm CMOS的掺杂多阈值FinFET的性能和可变性

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

In this paper, by means of simulation, we have studied the implications of using channel doping to control the threshold voltage and the leakage current in bulk silicon FinFETs suitable for the 10-nm CMOS technology generation. The channel doping level of high-performance FinFETs designed for 100-nA/ (mu ) m leakage current has been increased to achieve 10 and 1-nA/ (mu ) m leakage currents. Ensemble Monte Carlo (EMC) simulations are used to estimate the impact of the increased doping on the transistor performance. Atomistic drift-diffusion simulations calibrated to the results of the EMC simulations are used to evaluate the impact of random discrete dopants, line edge roughness, and metal gate granularity on the statistical variability. The results of the statistical variability simulations are also used to highlight errors resulting from the use of continuous doping in the TCAD simulation of advanced CMOS technology generation FinFETs.
机译:在本文中,通过仿真,我们研究了在适用于10纳米CMOS技术的体硅FinFET中,使用沟道掺杂来控制阈值电压和泄漏电流的含义。为100nA / (mu) m泄漏电流设计的高性能FinFET的沟道掺杂水平已经达到增加到10和1-nA / (mu) m泄漏电流。整体蒙特卡洛(EMC)仿真用于估算掺杂增加对晶体管性能的影响。根据EMC仿真结果校准的原子漂移扩散仿真用于评估随机离散掺杂剂,线边缘粗糙度和金属栅极粒度对统计变异性的影响。统计变异性仿真的结果还可以用来突出显示在先进的CMOS技术生成的FinFET的TCAD仿真中使用连续掺杂所导致的误差。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号