Capacitor layout matters

摘要

I have too much noise on the 3.3V inputs to my ASIC. An FFT analysis of the noise indicates that it peaks at 125 and 300 MHz. The noise is coincident with the edges of the 25-MHz dock that the ASIC drives out onto my backplane.