首页> 外文期刊>IEEE Transactions on Education >On the effective use of a cache memory simulator in a computer architecture course
【24h】

On the effective use of a cache memory simulator in a computer architecture course

机译:在计算机体系结构课程中有效使用高速缓存模拟器

获取原文
获取原文并翻译 | 示例
       

摘要

In this paper, we describe how a cache memory simulator can be effectively used to enhance the understanding of cache memories in a computer architecture course. Various types of course assignments that are described in this paper require the use of the simulator to understand effects of varying different cache parameters on the system performance, to analyze cache memory designs, to synthesize cache designs, and to incorporate advanced caching concepts like victim caching, stall caching, and multilevel caching by modifying the simulator. Dinero, a cache simulator available in the public domain, has been enhanced and used in the course. Our experience of using the simulator is described.
机译:在本文中,我们描述了如何在计算机体系结构课程中有效地使用缓存模拟器来增强对缓存的理解。本文中描述的各种类型的课程作业都需要使用模拟器来了解不同高速缓存参数的变化对系统性能的影响,分析高速缓存设计,综合高速缓存设计以及纳入高级高速缓存概念(例如受害者高速缓存) ,停顿缓存和多级缓存(通过修改模拟器)。 Dinero是公共领域中可用的缓存模拟器,已在本课程中得到增强和使用。描述了我们使用模拟器的经验。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号